



## **GPU Background**



Graphics requires a lot of computation and a huge amount of bandwidth. This has encouraged people to look into using GPUs for more general purpose computing. These numbers are from a 2008vintage video game compared to a 2009 vintage top-of-the-line CPU. Note that the video game is already comparable to a top-of-the-line server CPU from the year after it was introduced.



Graphics shaders are small programs that do almost everything regular programs do. The big exception is that they have (until very recently) been limited to only containing loops with static bounds.

#### **GPGPU: General Purpose GPUs**

- Question: Can we use GPUs for non-graphics tasks?
- Answer: Yes!
- They're incredibly fast and awesome
- Answer: Maybe
- They're fast, but hard to program
- Answer: Not really
  - My algorithm runs slower on the GPU than on the CPU
- Answer: No
  - I need more precision/memory/synchronization/other

AMD and Nvidia want you to believe that the first one is the right answer.


Intel admits the second is about right.

For a lot of people the third one is true unless they restructure/redesign their algorithm.


The fourth one is slowly becoming less of an issue as GPUs mature.

## Why Should You Care?

Intel Nehalem 4-core




#### AMD Radeon 5870



130W, 263mm <sup>2</sup>	188W, 334mm <sup>2</sup>
32 GB/s BW, 106 GFLOPs (SP)	154 GB/s BW, 2720 GFLOPs (SP)
Big caches (8MB)	Small caches (<1MB)
Out-of-order	Hardware thread scheduling
0.8 GFLOPs/W	14.5 GFLOPs/W


Here are two top-of-the-line chips in 2009. The images are scaled to approximately proportional sizes. The important thing to note is that the single-precision efficiency of the GPU is 1-to-2 orders of magnitude better than the CPU. It is hard to underestimate the significance of this, if your algorithm can work efficiently on the GPU architecture. Dualprecision performance will scale similarly, but with slightly less benefit to the GPU.




Nvidia claims 100x speedups, and lots of people have seen this.


Intel did a (what I consider to be quite honest from all appearances) study and found it was more along the lines of 3x. There is one problem with the Intel study: they used a 1-year-old GPU vs. a current CPU. However, they also did not take into account the time to transfer data to the GPU (next slide) which makes their results very very optimistic for the GPU.

What we'd really like to see is Intel vs. Nvidia, with each optimizing their own code.



No matter how fast your GPU code is, if you have to move data to/from the CPU frequently (or at all, really) you will see very little performance improvement. You want to move your input data to the GPU (or better yet, generate it there) and then do lots and lots of work on it before moving a small result back. Otherwise the transfer time over PCIe will kill your performance. This will improve as GPUs and CPUs move onto the same die, which may give AMD a huge advantage over Nvidia, and is one of the prime reasons Intel does not allow Nvidia to use their new QPI bus directly.






Nearby pixels are very likely to accesses similar texture data (they are close together on screen, so they will have similar final results).

This means that a small texture cache can be extremely valuable. Indeed GPUs today only have texture caches, and they are quite small.


C	GPU Design	
<ul> <li>Each pixel can take a l</li> </ul>	rocess many at the same tin	
Latency-optimized (fast, serial)	Throughput-optimized (slow, parallel)	Same speed, just 4x as much HW

Making a whole processor run 4x faster is far harder than stamping out 4x as many processing elements.

### CPU vs. GPU Philosophy: Performance




**4 Massive CPU Cores:** Big caches, branch predictors, out-of-order, multiple-issue, speculative execution, double-precision... **About 2 IPC per core, 8 IPC total @3GHz** 




**8\*8 Wimpy GPU Cores:** No caches, in-order, single-issue, single-precision...

About 1 IPC per core, 64 IPC total @1.5GHz

Note the difference in area that does real work (yellow) between the two architectures. CPUs dedicate huge amounts of area to making sure that one thread can run really fast (caches and predictors to avoid ever having to stall it). GPUs dedicate huge amounts of area to making sure lots of threads can run simultaneously, and target aggregate throughput over latency.




Intel's high-end server chip uses a very small amount of the area to actually compute. Most of the area is cache (which is actually a very good heat sink) and support logic to enable the computations to go quickly.



Most of a GPU is dedicated to small parallel processors with small local memories. This is how they get such good efficiency because they have a lot of silicon for compute.

In addition they have hardware thread schedulers to make it efficient to swap threads very frequently and fixed-function logic for the portions of the graphics pipeline that are simply too slow to do in software.



Nvidia's new architecture adds a few really nice features: data caches, function pointers, and multiple kernel execution.

Data caches will provide most developers with ~90% of the benefit of software-managed memories with 0% of the hassle.

Function pointers are important for more advanced language features (Nvidia claims C++ support).

Multiple kernel execution is essential to maintain interactivity for any OS that uses the GPU for its window manager and wants to simultaneously do compute.

#### **Questions So Far?**

#### Architecture

- Memory Philosophy
  - Latency vs. Throughput
- Instruction Bandwidth
  - Divergence

# The rest of this presentation will cover two topics: how GPUs and CPUs differ in their approach to handling memory accesses, and issues surrounding instruction bandwidth on GPUs.

# GPU Memory Philosophy

#### **Computational Intensity**

- Proportion of math ops : unique\* memory ops Remember: memory is slow, math is fast
- Loop body: Low-intensity:

A[i] = B[i] + C[i]	1:3
A[i] = B[i] + C[i] * D[i]	2:4
A[i]++	1:2

Loop body: High(er)-intensity:

Temp+=	A[i]*A[i]	2:1
A[i] =	exp(temp)*erf(temp)	X:1

\*Unique: not already in the cache.

Computational intensity is a key metric of an application. The more math a an application does on its data the better it will scale with more and more cores. This is true for both CPUs and GPUs, and algorithms that do more work and access less data are far more likely to scale in the future. Note that these effects happen at each level of the memory hierarchy (caches, DRAM, registers), with the size and performance impact being dictated by the particular memory level. For unique memory accesses, caches do not help, since the data is never reused. (Prefetching can help, though.)

Here A[i] indicates that the array A is being read at a different location for every math operation. Temp indicates that the variable is not being read from memory constantly, which would allow it to be kept in a register or cached very effectively. Note that cache-line effects are ignored here. In the best case they let you get away with a 4x difference, or only 25 cycles down from 100+.


# **CPU Memory Philosophy**

#### Instructions

g= f+1
f=ld(e)
d= d+1
e=ld(d)
c= b+a
b= a+1

The CPU is going to process this stream of instructions.





+ ld/st

## **CPU Memory Philosophy**

#### Instructions



+	ld/st
b= a+1	e=ld(d)

#### Cycle 0

CPUs dedicate lots of hardware to trying to run fast. Here there is a large instruction window that analyzes as many instructions as possible to detect dependencies (colored) and instructions that can be run in parallel. It also enables executing multiple instructions at the same time.

#### Cycle 0

The CPU finds two instructions that can run at the same time and starts executing both of them.

Instructions






Memory access will take ~100 cycles...

# **CPU Memory Philosophy**

Instructions



#### Cycle 0


However, the load instruction is going to take a very long time to access memory. How can we speed this up?

We'll build a cache. The cache will only take 1 cycle (realistically 3-4 today) to return the data.

23

Cycle 0

Instructions




Cycle 1

While we are waiting for the data to come back we take advantage of having analyzed the instruction dependencies to execute another instruction.

# **CPU Memory Philosophy**


Instructions



b= a+1
--------


Cycle 1

Instructions



**CPU Memory Philosophy** 


Instructions



Now by the 2nd cycle (cycle 1) we have executed two math instructions and one memory instruction that hit in the cache due to our dependency analysis, cache, and ability to execute multiple instructions at once.


On the next cycle we have an addition and a load...

Instructions




But this load misses in the L1. What to do?


**CPU Memory Philosophy** 




We'll build a much bigger (4x-8x) L2 cache. Remember that hit rate scales as the square root of size, so it has to be a lot bigger to be more helpful. However, larger caches are slower (longer wires) so this time it will take 20 cycles (optimistic) to get the data back. Since we don't have any other instructions that are independent of the load to execute the processor stalls.




20 cycles later we get our data back and we can continue.



#### David Black-Schaffer




CPUs try really hard to get performance by reducing effective memory latencies via caches and hiding memory latency with other instructions. When your data fits in the cache this works really well and your thread can run at full speed. If it doesn't, the CPU delivers terrible performance.



Here are some real numbers for a high-end CPU in 2009. (I highly recommend this paper to anyone who is serious about performance.) Note that unique data can be accessed at a rate of UP TO 1 double every cycle for all four cores. Think about what this means for a parallel operation such as a reduction.

This figure is to scale with widths representing bandwidths, sizes capacity, and distances latency.



+ ld/st

## **GPU Memory Philosophy**

Instructions

	g= f+1	
	f=ld(e)	
	d= d+1	
	e=ld(d)	
	c= b+a	
_		_


+	ld/st
b= a+1	

#### Cycle 0


GPUs are much simpler. They have no instruction window and only execute one instruction at a time. This makes it possible to build those much smaller cores that are needed to fit more on the chip.

Cycle 0

Because GPUs only execute one instruction at a time, the independent add and load instructions must wait for the first add to execute.



When we execute the load instruction we're going to have a similar latency to what the CPU would have, but we have no cache on the GPU. (The newest GPUs are starting to introduce very small caches.) Since this is a simple architecture we have no way to do anything about this delay so we just "give up" on this thread.




The GPU then finds another thread (red), and starts running it. The first thread (white) is suspended while it waits for the memory access.

The second thread executes...


Instructions

### **GPU Memory Philosophy**


Instructions




Until it hits a load, at which point we do the same thing...



The GPU suspends it and finds another thread (yellow) to execute.



After 100 cycles the memory is ready with the data for the first thread. Note: if we have enough threads (50\*2 cycles before the read here) we have managed to keep the processor busy the whole time by swapping in new work rather than trying to reduce the latency of each thread. This allows high throughput, but also high latency. We can now suspend the current thread and go back to using the data from memory.



At cycle 104 we've executed 1 instruction every single cycle despite a 100 cycle memory latency and no cache. But unlike the CPU, we've executed instructions from 50 different threads. Our total throughput is excellent, but no single thread has made more than 3 instructions of progress.

- Thousands of hardware threads
- 1 cycle context switching
- Hardware thread scheduling



b= a+1

b= a+1

 As long as there is enough work in other threads to cover latency you get high throughput.



#### Notes:

- GPUs have caches for textures
- Newer GPUs have (very small) data caches
- To get full bandwidth you need good access patterns

This is why GPUs want thousands of threads for good performance. This is also how they are able to get good bandwidth: if you have lots and lots of threads running in parallel you can try to be clever about how you service all the memory accesses to try and take advantage of your DRAM system.

#### GBs and GFLOPs (Peak)

- Intel Nehalem
  - 32 GB/s @ 50 Gflops (3 GHz, 4 cores)
  - Load 8 doubles per 50 flops
  - Need 6 flops per unique double
- AMD 5870
  - 154 GB/s @ 544 Gflops (850 MHz, 1600 "cores")
  - Load 19 doubles per 544 flops
  - Need 29 flops per unique double
- Nvidia C2050 (Fermi)
  - 144 GB/s @ 515 Gflops (1.15 GHz, 448 "cores")
  - Load 18 doubles per 515 flops
  - Need 29 flops per unique double

Less than this and you are **bandwidth-bound**.

So how did we do? Compare the peak performance numbers for some CPUs and GPUs. For the CPU, if you have fewer than 6 floating point operations per unique double loaded you are bandwidth bound. For GPUs that number is 29. (And they don't have large caches, which makes the "unique" part a lot less important.) This doesn't sound good...

#### So Do GPUs Really Help?

- We went from 6 flops per double (CPU) to 29 flops per double (GPU). Is this good?
- No! It's bad. (If everything else was the same)
- GPU raw bandwidth is much higher:
  - 32GB/s (CPU) vs. 150GB/s (GPU)
  - If you can get 33%, which is better?
- Thousands of threads for throughput:
  - "flops" from one thread cover "loads" from another
  - Can do **lots** of useful work while waiting for memory

Easier to get a higher percentage of BW on GPU.

In fact, this isn't good.

Except that GPUs have a much larger bandwidth, so even if you get only a fraction of it you're better off, plus they have hardware (lots of threads) to help you get a higher percentage of it.

## GPU Instruction Bandwidth

### **GPU Instruction Bandwidth**

- GPU compute units fetch 1 instruction per cycle...
   ...and share it with 8 processor cores.
- What if they don't all want the same instruction? (divergent execution)

LI	М		I	\$

Now we'll take a look at another one of the tradeoffs GPUs made in making more of their area compute and less of it support, namely instruction fetch.

### **Divergent Execution**

Threa	d							.1					
Instructi	ons						1	thr	ead	L			
motructi	0110				t0	t1	t2	t3	t4	t5	t6	t7	
1		Cycle 0	Fetch:	1	1	1	1	1	1	1	1	1	
2 if		Cycle 1	Fetch:	2	2	2	2	2	2	2	2	2	
if	if()	Cycle 2	Fetch:	if	if	if	if	if	if	if	if	if	
3	do 3	Cycle 3	Fetch:	3	3	3	3	3	3	3	3		t7 stalls
el	else(…)	Cycle 4	Fetch:	el								el	t0-6 stall
el 4	do 4	Cycle 5	Fetch:	4								4	10-0 31411
5		Cycle 6	Fetch:	5	5	5	5	5	5	5	5	5	all wait to
6		Cycle 7	Fetch:	6	6	6	6	6	6	6	6	6	reconverge

# Divergent execution can dramatically hurt performance. Avoid it on GPUs today.

If thread 7 takes the else branch and all the other threads take the if branch, the performance drops off terribly. This becomes far worse if each thread takes a different path through the code. The take-away lesson is that GPUs do support each thread doing its own thing, but not with good performance. This contrasts with a CPU which can fetch multiple instructions each cycle for a single thread. (Note that there are various tricks to deal with simple if/else cases, but if you have truly divergent execution you will experience bad performance.)


### **Divergent Execution for Real**

#### Per-pixel Mandelbrot calculation:

```
while (x*x + y*y <= (4.0f) && iteration < max_iterations) {
  float xtemp = x*x - y*y + x0;
  y = 2*y*x + y0;
  x = xtemp;
  iteration++;
}</pre>
```

color = iteration;

Color determined by iteration count... ...each color took a different number of iterations.




Every different color is a divergent execution.

Instruction divergence happens in real-world applications. There is some support in current architectures to avoid the pain of simple if-thenelse divergence, but beyond that performance falls off a cliff.

#### **Instruction Divergence**

- Some architectures are worse...
  - AMD's GPUs are 4-way SIMD If you don't process 4-wide vectors you lose.
  - Intel's Larabee is/was 16-way SIMD Theoretically the compiler could handle this.
- Some architectures are getting better...
  - Fermi (Nvidia) can fetch 2 instructions per cycle
  - But it has twice as many cores
- In general:
  - Data-parallel will always be fastest
  - Penalty for control-flow varies from none to huge




You can ignore this by running one thread on each cluster of cores on a GPU. (SM in Nvidia parlance.) This sacrifices up to 15/16 of your performance, but then gives you one instruction fetch per cycle per core.

**Questions?** Memory Philosophy Instruction Philosophy

# Summary & The Future

## **CPU and GPU Architecture**

- **GPUs** are throughput-optimized
  - Each thread may take a long time, but thousands of threads
- CPUs are latency-optimized
  - Each thread runs as fast as possible, but only a few threads
- **GPUs** have hundreds of wimpy cores
- **CPUs** have a few massive cores
- **GPUs** excel at regular math-intensive work
  - Lots of ALUs for math, little hardware for control
- **CPUs** excel at irregular control-intensive work
  - Lots of hardware for control, few ALUs



Clearly things are moving together. Intel has (wasted?) spent a huge amount of money on Larabee to make their CPUs look more like GPUs. Nvidia keeps adding features that make their GPUs look more like CPUs, and AMD is busily trying to build a GPU and CPU on the same chip to avoid the whole convergence issue and get the best of both worlds.

C	CPU/GF	U Conv	vergence	2
Intel Nehalem 4 cores/8 threads 3GHz (2009)	Sun T2 8 cores/64 threads 1.6GHz (2007) + Latency Hiding	AMD Fusion? 4CPU+xGPU	<b>Nvidia GF100</b> 16 cores/512 threads 1.4GHz (2010) + Caches	
			Cell?	

So where will we end up? AMD "got" there first with their Fusion processor, but no one has yet really tried it out. This will solve the bandwidth issues of getting data from main memory to the GPU and make GPUs far more useful for small frequent computations as opposed to just large bulk ones. Intel's Larabee derivatives will undoubtedly influence their future cores with enhanced vector operations, scatter/gather, and higher degrees of multi-threading, but unless they move to a heterogeneous design I doubt it will be much of a player. Nvidia is in a difficult position unless they start putting x86 cores on their parts and selling the whole system or invest in a lot of binary translation. Interestingly, Cell demonstrated a hybrid system many years ago, and developers were able to get huge performance wins out of it due to the tightly-coupled memory system between the GPU-like SPUs and the CPU.

It's worth noting that the largest GPU manufacturer today (Intel) does not support OpenCL on its GPUs, and even if it did, the performance would be so bad no one would use it.

#### What Does CPU/GPU Convergence Mean For You?

#### • Why are CPUs are moving towards GPUs?

- CPUs can't keep scaling performance=latency (Power and complexity)
- Why are GPUs are moving towards CPUs?
  - CPUs are easier to program=flexibility
  - GPUs can afford the increased complexity

#### Conclusions:

1) If your algorithm runs well on a GPU today it will continue to run well in the future.

2) If your algorithm does **not** run well on a GPU today, it may run better in the future, but it is unlikely to scale easily in the long run.

3) The longer you wait, the easier GPUs will be to program.

Questions?